		SO Engineering &	
		CBCS SCHEME	
		Joe Joe	
USN		Hoyer, Mungalian	18EC34
Third Semester B.E. Degree Examination, Aug./Sept.2020			
Digital System Design			
Tin	ne• í	3 hrs. Max. Ma	rks. 100
Note: Answer any FIVE full questions, choosing ONE full question from each module.			
Module-1			
1	a. Place the following equations into proper canonical forms: i) $f(x) = x\overline{b} + x\overline{c} + bx$		
		i) $f(abc) = a\overline{b} + a\overline{c} + bc$ ii) $f(abcd) = (a + \overline{b})(a + \overline{b} + d)$	(06 Marks)
	b.	Identify all the prime implicants and essential prime implicants of the Boolean	(06 Marks) n function
	0.	using K-map.	
	0	$f(abcd) = \Sigma(0, 1, 2, 5, 6, 7, 8, 9, 10, 13, 14, 15)$ Find the minimal sum and minimal product for the function using K-map.	(06 Marks)
	c.		(08 Marks)
2	a.	<b>OR</b> Represent the number of days in a month for a non-leap year by a truth table, indi	cating the
-		output of invalid input if any by '0'.	(05 Marks)
	b.	Find all the prime implicants of the function using Quine-McClusky method. $f(abcd) = \Sigma(7, 9, 12, 13, 14, 15) + d(4, 11)$	(10 Montes)
	c.	Simplify the given Boolean equation using K-map:	(10 Marks)
			(05 Marks)
Module-2			
3	a.	Implement full subtractor using 74138 decoder.	(06 Marks)
	b. с.	Design 2-bit magnitude comparator. Implement Boolean function using 8:1 MUX treat a, b, c as select lines:	(08 Marks)
	U.		(06 Marks)
		OR	
4	a.	Implement the Boolean function $f(abcd) = \Sigma(0, 2, 4, 5, 7, 9, 10, 14)$ using multiple	exers with
		two 4:1 MUX with variable a, d connected to their select lines in the first level an	
	b.	MUX with variable 'C' connected to its select lines in the second level. Implement Boolean function $f(abcd) = \Sigma(4, 5, 7, 8, 10, 12, 15)$ using 4:1 MUX and	(10 Marks) d external
	0.	gates:	u externar
		(i) a, b are connected to select line $a_1 a_0$ respectively (ii) a d are connected to relact lines a connectively	(10
		(ii) c, d are connected to select lines $a_1 a_0$ respectively.	(10 Marks)
Module-3			
5	a.	Explain the operation of switch debouncer using SR latch with the help of c. waveforms.	1rcu1t and (07 Marks)
	b.		(07 Marks) (07 Marks)

c. Design a 4-bit binary ripple-up counter using negative edge triggered JK flip-flop. (06 Marks)

ŝ



6

## OR

- Explain positive edge triggered D-flip-flop with the help of circuit diagram and waveforms. а.
  - (08 Marks) Design a 4-bit universal shift register using positive edge triggered D-flip-flop and b. multiplexers to operate as indicated below:
    - Mode select Operation
      - 00 Hold
      - 01 **Right shift**
      - 10 Left shift
      - 11 Parallel load
  - c. Write the difference between ripple counter and synchronous counter. (04 Marks)

## **Module-4**

- (10 Marks)
- 7 a. Design 3 bit synchronous up-counter using J-K flip-flop. Design a mod-6 synchronous counter using D-flip flop for the sequence 0-2-3-6-5-1. b.
  - (10 Marks)

(08 Marks)

#### OR

- Draw and explain block diagram of Moore model and mealy model. 8 (06 Marks) a. b. Design a synchronous circuit using positive edge triggered J-K flip-flop with minimal combinational gating to generate the sequence: 0 - 1 - 2 - 0 if input x = 0
  - 0 2 1 0 if input x = 1

Provide an output which goes high to indicate the non-zero state in the sequence 0 - 1 - 2 - 0.

(08 Marks) (06 Marks)

# c. Design mod-5 synchronous counter using TF/F

# Module-5

9 A sequential circuit has one input (x) and one output (z) the circuit examines groups of four a. consecutive inputs and produces an output z = 1 if the input sequence 0101 or 1001 occurs. The circuit resets after every four inputs. Find the mealy state graph typical sequence is 0101 0010 1001 0100. (10 Marks)

b. Explain with block diagram design and serial Adder with accumulator. (10 Marks)

## OR

a. Write a short note on  $4 \times 4$  bit binary parallel multiplication. 10 (10 Marks) b. List the guide lines for construction of state graphs. (10 Marks)